-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathgate.go
139 lines (133 loc) · 3.57 KB
/
gate.go
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
package main
import "fmt"
// performs NOT logic for input
//
// Vcc
// ───
// │
// >
// >
// >
// ├───o output
// ┌─┘
// input o─│
// └─┐
// ──┴──
// GND
func NewNotGate(input *Node) (*Node, *CustomComponent) {
parent := "NotGate"
outputNode := NewNode(fmt.Sprintf("%s-Output", parent))
return outputNode, NewCustomComponent(
"NotGate",
[]Component{
NewResistor(parent, SharedSourceNode, outputNode),
NewTransistor(parent, outputNode, input, SharedGroundNode),
},
[]*Node{input},
)
}
// performs AND logic for input1 and input2
//
// Vcc
// ───
// │
// ┌─┘
// input1 o─│
// └─┐
// ┌─┘
// input2 o─│
// └─┐
// ├───o output
// >
// >
// >
// │
// ──┴──
// GND
func NewAndGate(input1, input2 *Node) (*Node, *CustomComponent) {
parent := "AndGate"
intermediateNode := NewNode(fmt.Sprintf("%s-AndIntermediate", parent))
outputNode := NewNode(fmt.Sprintf("%s-AndOutput", parent))
return outputNode, NewCustomComponent(
"AndGate",
[]Component{
NewTransistor(parent, SharedSourceNode, input1, intermediateNode),
NewTransistor(parent, intermediateNode, input2, outputNode),
NewResistor(parent, outputNode, SharedGroundNode),
},
[]*Node{input1, input2},
)
}
// performs OR logic for input1 and input2
//
// Vcc
// ───
// │
// ┌─┘─┐
// input1 o─│ │─o input2
// └─┐─┘
// │
// ├───o output
// >
// >
// >
// │
// ──┴──
// GND
func NewOrGate(input1, input2 *Node) (*Node, *CustomComponent) {
parent := "OrGate"
outputNode := NewNode(fmt.Sprintf("%s-OrOutput", parent))
return outputNode, NewCustomComponent(
"OrGate",
[]Component{
NewTransistor(parent, SharedSourceNode, input1, outputNode),
NewTransistor(parent, SharedSourceNode, input2, outputNode),
NewResistor(parent, outputNode, SharedGroundNode),
},
[]*Node{input1, input2},
)
}
// performs NAND logic for input1 and input2
//
// Vcc
// ───
// │
// >
// >
// >
// │
// ├───o output
// ┌─┘
// input1 o─│
// └─┐
// ┌─┘
// input2 o─│
// └─┐
// ──┴──
// GND
func NewNandGate(input1, input2 *Node) (*Node, *CustomComponent) {
parent := "NandGate"
intermediateNode := NewNode("NandIntermediate")
outputNode := NewNode("NandOutput")
return outputNode, NewCustomComponent(
"NandGate",
[]Component{
NewTransistor(parent, outputNode, input1, intermediateNode),
NewTransistor(parent, intermediateNode, input2, SharedGroundNode),
NewResistor(parent, SharedSourceNode, outputNode),
},
[]*Node{input1, input2},
)
}
// performs XOR logic for input1 and input2
// input1 XOR input2 = (input1 OR input2) AND (input1 NAND input2)
func NewXorGate(input1, input2 *Node) (*Node, *CustomComponent) {
orOut, orComponent := NewOrGate(input1, input2)
nandOut, nandComponent := NewNandGate(input1, input2)
outputNode, andComponent := NewAndGate(orOut, nandOut)
return outputNode, NewCustomComponent(
"XorGate",
[]Component{orComponent, nandComponent, andComponent},
[]*Node{input1, input2},
)
}