Skip to content
View TahirZia-1's full-sized avatar
18 followers · 14 following

Block or report TahirZia-1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
TahirZia-1/README.md

💫 About Me:

I'm currently working on a Decentralized Social Media Application using Blockchain (Web 3.0) with my 2 Classmates.
I'm learning MERN, PERN and hopefully MEAN in future. My Work as a Backend Engineer wpro.ai
I am also interested in FPGA development. Right Now I am working on Nexys 4 DDR with Vivado using Verilog and SystemVerilog.
Completed a RISC-V CPU in SystemVerilog using Vivado.

🌐 Socials:

Instagram LinkedIn email

💻 Tech Stack:

C C++ CSS3 HTML5 JavaScript LaTeX Markdown Python Solidity TypeScript Verilog SystemVerilog AWS Heroku Vercel Angular.js Apache Spark Django Flask Express.js JWT MUI NPM NodeJS OpenCV React TailwindCSS Postgres Prisma Canva Keras Matplotlib NumPy Pandas Plotly PyTorch scikit-learn TensorFlow Scipy FPGA Vivado Nexys4DDR Git GitHub Arduino Cisco Docker Jira Kubernetes Raspberry Pi VHDL Xilinx

📊 GitHub Stats:



🔝 Top Contributed Repo

💰 You can help me by Donating

Patreon

Popular repositories Loading

  1. Design-to-Improve-Speech-Signal-quality-through-Spectrum Design-to-Improve-Speech-Signal-quality-through-Spectrum Public

    Signal Processing design to improve SPEECH signal quality through spectrum by mainly using Filtration Techniques (IEEE Report & MATLAB code).

    MATLAB 1

  2. Water-Tank-Automation Water-Tank-Automation Public

    A Water Tank Automation system using Arduino UNO, Multiple Sensors, Water Pumps & Relays (Implementation on Arduino IDE).

    C++ 1

  3. RISC-V-CPU-Core RISC-V-CPU-Core Public

    This repository contains a SystemVerilog implementation of a basic 5-stage pipeline RISC-V processor. The processor includes a register file, ALU, control unit, instruction memory, and data memory.…

    SystemVerilog 1

  4. Student-Registration-System Student-Registration-System Public

    Flask web application for Student Registration System

    HTML

  5. Neural-Networks-MNIST-in-Python Neural-Networks-MNIST-in-Python Public

    Implementations of neural networks in python for the classification of MNIST datasets.

    Jupyter Notebook

  6. My-own-Optimization-Function-in-Keras My-own-Optimization-Function-in-Keras Public

    Implementation of my own optimization function in Keras to train a neural network. Also compared with common optimizers like ADAM.

    Jupyter Notebook