Skip to content

Pull requests: llvm/circt

New pull request New
159 Open 5,963 Closed
159 Open 5,963 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[FIRRTL] Canonicalize Assert(clk, p, e) when p == e
#8320 opened Mar 14, 2025 by rwy7 Loading…
8
[verif] add booth contract example
#8319 opened Mar 13, 2025 by leonardt Loading…
[RTG] Add int_to_immediate op RTG Involving the `rtg` dialect
#8318 opened Mar 13, 2025 by maerhart Loading…
[RTGTest] Fix CMake flag propagation for downstream RTG Involving the `rtg` dialect
#8317 opened Mar 13, 2025 by maerhart Loading…
[PyRTG] Switch to new immediates RTG Involving the `rtg` dialect
#8316 opened Mar 13, 2025 by maerhart Loading…
1
[RTGTest] Switch to new immediate types RTG Involving the `rtg` dialect
#8315 opened Mar 13, 2025 by maerhart Loading…
[RTG] Add immediate type and attribute RTG Involving the `rtg` dialect
#8314 opened Mar 13, 2025 by maerhart Loading…
[FirRegLowering] Add limit to number of ifs generated Seq Involving the `seq` dialect
#8313 opened Mar 12, 2025 by rwy7 Loading…
[FIRRTL] Lower firrtl.simulation to verif.simulation FIRRTL Involving the `firrtl` dialect
#8312 opened Mar 12, 2025 by fabianschuiki Loading…
[FIRRTL] Add simulation op and parser support FIRRTL Involving the `firrtl` dialect
#8311 opened Mar 12, 2025 by fabianschuiki Loading…
[ImportVerilog]add support for String literal operations
#8309 opened Mar 10, 2025 by ccccccccccccccccvbnb • Draft
2
Add a few mux-of-const and reg-of-and/or canonicalizers.
#8307 opened Mar 7, 2025 by rwy7 Loading…
7
[circt-verilog-lsp] Add hover support
#8304 opened Mar 6, 2025 by uenoku Loading…
1
[circt-verilog-lsp] Add inlay hints support for Verilog LSP server
#8303 opened Mar 6, 2025 by uenoku Loading…
3
[LLHD] Hoist drives out of processes LLHD
#8302 opened Mar 6, 2025 by fabianschuiki Loading…
4
[SMT] fix the declaration function name in ArrayBroadcastOp
#8299 opened Mar 5, 2025 by Clo91eaf Loading…
3
[Firtool] Move from lib to lib/Tools, NFC
#8291 opened Mar 3, 2025 by uenoku Loading…
[circt-verilog-lsp][vscode] Add initial VS Code extension configuration for CIRCT Verilog LSP
#8281 opened Feb 27, 2025 by uenoku Loading…
1
[circt-verilog-lsp] Add definition and reference providers
#8280 opened Feb 27, 2025 by uenoku Loading…
4
[ImportVerilog] add unpacked array concatenation Moore
#8270 opened Feb 24, 2025 by chenbo-again Loading…
1
6
[circt-synth] Implemented AIG node balancing algorithm
#8262 opened Feb 21, 2025 by Max-astro Loading…
28
[ImportVerilog]Support the delay control. ImportVerilog Moore
#8259 opened Feb 20, 2025 by hailongSun2000 • Draft
3
[MooreToCore]Remove unexpected observed values for WaitOp. bug Something isn't working Moore
#8255 opened Feb 19, 2025 by hailongSun2000 Loading…
5
[LLHD][TCM] Fix CFG loops detection
#8230 opened Feb 12, 2025 by AndreyVV-100 Loading…
1
[arcilator] Add missing install configuration for arcilator-runtime.h and arcilator-header-cpp.py
#8223 opened Feb 11, 2025 by FurryAcetylCoA Loading…
ProTip! Add no:assignee to see everything that’s not assigned.