Skip to content

Vhdl parse invalid variable locations #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 3,169 commits into
base: master
Choose a base branch
from

Conversation

Blebowski
Copy link

Description Please explain the changes you made here.
Provide more detailed variable locations when reporting invalid spot for variable declaration.

When contributing to the GHDL codebase...

  • DO make sure you are requesting to pull a topic/feature/bugfix branch (right side). Don't request your master!
  • DO make sure you are making a pull request against the master branch (left side). Also you should start your branch off our master.
  • DO make sure that GHDL can be successfully built. See Building GHDL.
  • CONSIDER adding a unit test if your PR resolves an issue.
  • CONSIDER modifying the docs, if your contribution is relevant to any of the content.
  • AVOID breaking the continuous integration build.
  • AVOID breaking the testsuite.

marcusmueller and others added 30 commits January 7, 2021 18:38
Signed-off-by: Marcus Müller <marcus@hostalia.de>
Blebowski and others added 30 commits March 22, 2021 08:26
…vered PSL sequences at the end of simulation."

This reverts commit e20d447.
…nce>" with suffixed repetition operator without surrounding sequence braces.
…form of check that SERE is only boolean is needed.
…out check of simple combinatorial expression/
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.