Simulation projects on VLSI design.
-
Updated
Apr 6, 2021 - HTML
Simulation projects on VLSI design.
A complete setup for Qflow, an open-source digital VLSI design flow. This repo provides pre-configured example projects, automated installation scripts, and step-by-step instructions to synthesize, place, and route Verilog designs into GDSII layouts. Supports both running example designs and using your own Verilog.
Add a description, image, and links to the digital-vlsi topic page so that developers can more easily learn about it.
To associate your repository with the digital-vlsi topic, visit your repo's landing page and select "manage topics."